Part Number Hot Search : 
Z4KE130 VS6650 5335H5 ML180 100M1 X24022SI 2SC2001 RL152
Product Description
Full Text Search
 

To Download MC14528B-D Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  ? semiconductor components industries, llc, 2002 april, 2002 rev. 5 1 publication order number: mc14528b/d mc14528b dual monostable multivibrator the mc14528b is a dual, retriggerable, resettable monostable multivibrator. it may be triggered from either edge of an input pulse, and produces an output pulse over a wide range of widths, the duration of which is determined by the external timing components, c x and r x . ? separate reset available ? diode protection on all inputs ? triggerable from leading or trailing edge pulse ? supply voltage range = 3.0 vdc to 18 vdc ? capable of driving two lowpower ttl loads or one lowpower schottky ttl load over the rated temperature range ? this part should only be used in new designs where the pulse width is < 10  s. note: for designs requiring a pulse width > 10  s, please see the mc14538, which is pinforpin compatible. maximum ratings (voltages referenced to v ss ) (note 2.) symbol parameter value unit v dd dc supply voltage range 0.5 to +18.0 v v in , v out input or output voltage range (dc or transient) 0.5 to v dd + 0.5 v i in , i out input or output current (dc or transient) per pin 10 ma p d power dissipation, per package (note 3.) 500 mw t a ambient temperature range 55 to +125 c t stg storage temperature range 65 to +150 c t l lead temperature (8second soldering) 260 c 2. maximum ratings are those values beyond which damage to the device may occur. 3. temperature derating: plastic ap and d/dwo packages: 7.0 mw/  c from 65  c to 125  c this device contains protection circuitry to guard against damage due to high static voltages or electric fields. however, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this highimpedance circuit. for proper operation, v in and v out should be constrained to the range v ss  (v in or v out )  v dd . unused inputs must always be tied to an appropriate logic voltage level (e.g., either v ss or v dd ). unused outputs must be left open. a = assembly location wl, l = wafer lot yy, y = year ww, w = work week device package shipping ordering information mc14528bcp pdip16 2000/box mc14528bd soic16 48/rail mc14528bdr2 soic16 2500/tape & reel 1. for ordering information on the eiaj version of the soic packages, please contact your local on semiconductor representative. marking diagrams 1 16 pdip16 p suffix case 648 mc14528bcp awlyyww soic16 d suffix case 751b 1 16 14528b awlyww soeiaj16 f suffix case 966 1 16 mc14528b alyw mc14528bfel soeiaj16 see note 1. mc14528bf soeiaj16 see note 1. http://onsemi.com
mc14528b http://onsemi.com 2 pin assignment 13 14 15 16 9 10 11 12 5 4 3 2 1 8 7 6 a2 reset 2 c x 2/r x 2 v ss v dd q2 q2 b2 a1 reset 1 c x 1/r x 1 v ss v ss q1 q1 b1 block diagram reset 1 reset 2 v dd v dd q1 q1 q2 q2 a1 b1 a2 b2 c x 1 c x 2 r x 2 r x 1 12 4 5 3 6 7 14 15 12 11 13 10 9 v dd = pin 16 v ss = pin 1, pin 8, pin 15 r x and c x are external components oneshot selection guide 100 ns 1  s 10  s 100  s 1 ms 10 ms 100 ms 1 s 10 s mc14528b mc14536b mc14538b mc14541b mc4538a* 23 hr 5 min. total output pulse width range recommended pulse width range *limited operating voltage (2-6 v)
mc14528b http://onsemi.com 3 ????????????????????????????????? ????????????????????????????????? electrical characteristics (voltages referenced to v ss ) v dd 55  c 25  c 125  c characteristic symbol v dd vdc min max min typ (4.) max min max unit output voltage a0o level v in = v dd or 0 v ol 5.0 10 15 e e e 0.05 0.05 0.05 e e e 0 0 0 0.05 0.05 0.05 e e e 0.05 0.05 0.05 vdc a1o level v in = 0 or v dd v oh 5.0 10 15 4.95 9.95 14.95 e e e 4.95 9.95 14.95 5.0 10 15 e e e 4.95 9.95 14.95 e e e vdc input voltage a0o level (v o = 4.5 or 0.5 vdc) (v o = 9.0 or 1.0 vdc) (v o = 13.5 or 1.5 vdc) v il 5.0 10 15 e e e 1.5 3.0 4.0 e e e 2.25 4.50 6.75 1.5 3.0 4.0 e e e 1.5 3.0 4.0 vdc a1o level (v o = 0.5 or 4.5 vdc) (v o = 1.0 or 9.0 vdc) (v o = 1.5 or 13.5 vdc) v ih 5.0 10 15 3.5 7.0 11 e e e 3.5 7.0 11 2.75 5.50 8.25 e e e 3.5 7.0 11 e e e vdc output drive current (v oh = 2.5 vdc) source (v oh = 4.6 vdc) (v oh = 9.5 vdc) (v oh = 13.5 vdc) i oh 5.0 5.0 10 15 1.2 0.64 1.6 4.2 e e e e 1.0 0.51 1.3 3.4 1.7 0.88 2.25 8.8 e e e e 0.7 0.36 0.9 2.4 e e e e madc (v ol = 0.4 vdc) sink (v ol = 0.5 vdc) (v ol = 1.5 vdc) i ol 5.0 10 15 0.64 1.6 4.2 e e e 0.51 1.3 3.4 0.88 2.25 8.8 e e e 0.36 0.9 2.4 e e e madc input current i in 15 e 0.1 e 0.00001 0.1 e 1.0 m adc input capacitance (v in = 0) c in e e e e 5.0 7.5 e e pf quiescent current (per package) i dd 5.0 10 15 e e e 5.0 10 20 e e e 0.005 0.010 0.015 5.0 10 20 e e e 150 300 600 m adc total supply current at an external load capacitance (c l ) and at external timing capacitance (c x ), use the formula e (5.) i t e i t (c l , c x ) = [(c l + 0.36c x )v dd f + 2x10 8 r x c x (v dd 2 ) 2 f] x 10 3 where: i t in m a (per circuit), c l and c x in pf, r x in megohms, v dd in vdc, f in khz is input frequency. m adc 4. data labelled atypo is not to be used for design purposes but is intended as an indication of the ic's potential performance. 5. the formulas given are for the typical characteristics only at 25  c.
mc14528b http://onsemi.com 4 switching characteristics (8.) (c l = 50 pf, t a = 25  c) characteristic symbol c x pf r x k w v dd vdc min typ (9.) max unit output rise and fall time t tlh , t thl = (1.5 ns/pf) c l + 25 ns t tlh , t thl = (0.75 ns/pf) c l + 12.5 ns t tlh , t thl = (0.55 ns/pf) c l + 9.5 ns t tlh , t thl e e 5.0 10 15 e e e 100 50 40 200 100 80 ns turnoff, turnon delay time e a or b to q or q t plh , t phl = (1.7 ns/pf) c l + 240 ns t plh , t phl = (0.66 ns/pf) c l + 87 ns t plh , t phl = (0.5 ns/pf) c l + 65 ns t plh , t phl 15 5.0 5.0 10 15 e e e 325 120 90 650 240 180 ns turnoff, turnon delay time e a or b to q or q t plh , t phl = (1.7 ns/pf) c l + 620 ns t plh , t phl = (0.66 ns/pf) c l + 257 ns t plh , t phl = (0.5 ns/pf) c l + 185 ns t plh , t phl 1000 10 5.0 10 15 e e e 705 290 210 e e e ns input pulse width e a or b t wh 15 5.0 5.0 10 15 150 75 55 70 30 30 e e e ns t wl 1000 10 5.0 10 15 e e e 70 30 30 e e e ns output pulse width e q or q (for c x < 0.01 m f use graph for appropriate v dd level.) t w 15 5.0 5.0 10 15 e e e 550 350 300 e e e ns output pulse width e q or q (for c x > 0.01 m f use formula: t w = 0.2 r x c x ln [v dd v ss ]) (6.) t w 10,000 10 5.0 10 15 15 10 15 30 50 55 45 90 95 m s pulse width match between circuits in the same package t1 t2 10,000 10 5.0 10 15 e e e 6.0 8.0 8.0 25 35 35 % reset propagation delay e reset to q or q t plh , t phl 15 5.0 5.0 10 15 e e e 325 90 60 600 225 170 ns 1000 10 5.0 10 15 e e e 1000 300 250 e e e ns retrigger time t rr 15 5.0 5.0 10 15 0 0 0 e e e e e e ns 1000 10 5.0 10 15 0 0 0 e e e e e e ns external timing resistance r x e e e 5.0 e 1000 k w external timing capacitance c x e e e no limits (7.) m f 6. r x is in ohms, c x is in farads, v dd and v ss in volts, pw out in seconds. 7. if c x > 15 m f, use discharge protection diode d x , per fig. 9. 8. the formulas given are for the typical characteristics only at 25  c. 9. data labelled atypo is not to be used for design purposes but is intended as an indication of the ic's potential performance.
mc14528b http://onsemi.com 5 function table inputs outputs reset a b q q h h h l h l not triggered h h not triggered h l, h, h not triggered h l l, h, not triggered l x x l h x x not triggered figure 1. output source current test circuit figure 2. output sink current test circuit v dd v dd open v ss v ss open v ol reset a b q q 16 8 16 8 i ol reset a b q q i oh v oh figure 3. power dissipation test circuit and waveforms v dd duty cycle = 50% c l c l c l c l i d 500 pf v ss v in 20 ns 20 ns v dd 0 v v in 90% 10% 0.1  f ceramic r x c x r x c x a b reset a b reset q q q q
mc14528b http://onsemi.com 6 ?????????????? ?????????????? input connections characteristics reset a b t plh , t phl , t tlh , t thl t w v dd pg1 v dd t plh , t phl , t tlh , t thl t w v dd v ss pg2 t plh(r) , t phl(r) , t w pg3 pg1 pg2 figure 5. ac test waveforms v dd v ss v dd v ss v dd v ss v oh v ol v oh v ol 90% 10% 90% 10% 50% 50% 50% 50% 50% t rr 50% t tlh t thl t tlh t thl 90% 10% t tlh t thl t thl t tlh 50% 90% 10% 50% 50% t wl t plh 50% 50% 50% 90% 10% a b q q reset t wh t tlh t thl t phl t phl t phl t wl t phl t w figure 6. pulse width versus c x 100,000 10,000 1000 100 10 c x , external capacitance (pf) pulse width ( s) t , w  1000 100 10 1.0 0.1 v dd = 15 v 10 v 5.0 v 15 v 10 v 5.0 v 15 v 10 v 5.0 v r x = 5.0 k  15 v 10 v 5.0 v r x = 100 k  r x = 10 k  figure 4. ac test circuit pulse generator pulse generator pulse generator v dd r x c x r x c x v ss a b reset a b reset q q q q c l c l c l c l pg1 = pg2 = pg3 = *c x = 15 pf *c l = 15 pf r x = 5.0 k  *includes capacitance of probes, wiring, and fixture parasitic. note: ac test waveforms for pg1, pg2, and pg3 on next page.
mc14528b http://onsemi.com 7 typical applications figure 7. retriggerable monostables circuitry figure 8. nonretriggerable monostables circuitry v dd r x c x v dd q q reset falling edge trigger rising edge trigger v dd r x c x v dd q q reset a b a b v dd v dd r x c x v dd q q reset falling edge trigger rising edge trigger v dd r x c x v dd q q reset a b a b figure 9. use of a diode to limit power down current surge figure 10. connection of unused sections v dd v dd v dd d x r x c x v dd q q reset reset v dd v dd nc nc nc a b 1, 15 2, 14 q q
mc14528b http://onsemi.com 8 package dimensions pdip16 p suffix plastic dip package case 64808 issue r notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: inch. 3. dimension l to center of leads when formed parallel. 4. dimension b does not include mold flash. 5. rounded corners optional. a b f c s h g d j l m 16 pl seating 18 9 16 k plane t m a m 0.25 (0.010) t dim min max min max millimeters inches a 0.740 0.770 18.80 19.55 b 0.250 0.270 6.35 6.85 c 0.145 0.175 3.69 4.44 d 0.015 0.021 0.39 0.53 f 0.040 0.70 1.02 1.77 g 0.100 bsc 2.54 bsc h 0.050 bsc 1.27 bsc j 0.008 0.015 0.21 0.38 k 0.110 0.130 2.80 3.30 l 0.295 0.305 7.50 7.74 m 0 10 0 10 s 0.020 0.040 0.51 1.01    
mc14528b http://onsemi.com 9 package dimensions soic16 d suffix plastic soic package case 751b05 issue j notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: millimeter. 3. dimensions a and b do not include mold protrusion. 4. maximum mold protrusion 0.15 (0.006) per side. 5. dimension d does not include dambar protrusion. allowable dambar protrusion shall be 0.127 (0.005) total in excess of the d dimension at maximum material condition. 18 16 9 seating plane f j m r x 45  g 8 pl p b a m 0.25 (0.010) b s t d k c 16 pl s b m 0.25 (0.010) a s t dim min max min max inches millimeters a 9.80 10.00 0.386 0.393 b 3.80 4.00 0.150 0.157 c 1.35 1.75 0.054 0.068 d 0.35 0.49 0.014 0.019 f 0.40 1.25 0.016 0.049 g 1.27 bsc 0.050 bsc j 0.19 0.25 0.008 0.009 k 0.10 0.25 0.004 0.009 m 0 7 0 7 p 5.80 6.20 0.229 0.244 r 0.25 0.50 0.010 0.019 
mc14528b http://onsemi.com 10 package dimensions soeiaj16 f suffix plastic eiaj soic package case 96601 issue o h e a 1 dim min max min max inches --- 2.05 --- 0.081 millimeters 0.05 0.20 0.002 0.008 0.35 0.50 0.014 0.020 0.18 0.27 0.007 0.011 9.90 10.50 0.390 0.413 5.10 5.45 0.201 0.215 1.27 bsc 0.050 bsc 7.40 8.20 0.291 0.323 0.50 0.85 0.020 0.033 1.10 1.50 0.043 0.059 0 0.70 0.90 0.028 0.035 --- 0.78 --- 0.031 a 1 h e q 1 l e  10  0  10  l e q 1  notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: millimeter. 3. dimensions d and e do not include mold flash or protrusions and are measured at the parting line. mold flash or protrusions shall not exceed 0.15 (0.006) per side. 4. terminal numbers are shown for reference only. 5. the lead width dimension (b) does not include dambar protrusion. allowable dambar protrusion shall be 0.08 (0.003) total in excess of the lead width dimension at maximum material condition. dambar cannot be located on the lower radius or the foot. minimum space between protrusions and adjacent lead to be 0.46 ( 0.018). m l detail p view p c a b e m 0.13 (0.005) 0.10 (0.004) 1 16 9 8 d z e a b c d e e l m z
mc14528b http://onsemi.com 11 notes
mc14528b http://onsemi.com 12 on semiconductor and are registered trademarks of semiconductor components industries, llc (scillc). scillc reserves the right to mak e changes without further notice to any products herein. scillc makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does scillc assume any liability arising out of the application or use of any product or circuit, and s pecifically disclaims any and all liability, including without limitation special, consequential or incidental damages. atypicalo parameters which may be provided in scillc data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. all operating parameters, including atypicalso must be validated for each customer application by customer's technical experts. scillc does not convey any license under its patent rights nor the rights of others. scillc products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body , or other applications intended to support or sustain life, or for any other application in which the failure of the scillc product could create a sit uation where personal injury or death may occur. should buyer purchase or use scillc products for any such unintended or unauthorized application, buyer shall indem nify and hold scillc and its of ficers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and re asonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized u se, even if such claim alleges that scillc was negligent regarding the design or manufacture of the part. scillc is an equal opportunity/affirmative action employ er. publication ordering information japan : on semiconductor, japan customer focus center 4321 nishigotanda, shinagawaku, tokyo, japan 1410031 phone : 81357402700 email : r14525@onsemi.com on semiconductor website : http://onsemi.com for additional information, please contact your local sales representative. mc14528b/d literature fulfillment : literature distribution center for on semiconductor p.o. box 5163, denver, colorado 80217 usa phone : 3036752175 or 8003443860 toll free usa/canada fax : 3036752176 or 8003443867 toll free usa/canada email : onlit@hibbertco.com n. american technical support : 8002829855 toll free usa/canada


▲Up To Search▲   

 
Price & Availability of MC14528B-D

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X